

Introduction to CUDA Performance Optimization

Athena Elafrou, Guillaume Thomas Collignon, NVIDIA DevTech Compute GPU Technology Conference, March 18th 2024





Agenda

- Summary



GPU Architecture and CUDA Programming Basics

Fundamental Performance Optimizations



GPU Architecture and CUDA Programming Basics





GPU Overview NVIDIA H200 SXM

4th Gen NVLink, 900 GB/s bidirectional



Streaming Multiprocessor (SM)

Hopper architecture

- 128 FP32 cores
- 64 FP64 cores
- 64 INT32 cores
- 4 mixed-precision Tensor Cores
- 16 special function units (transcendentals)
- 4 warp schedulers
- 32 LD/ST units
- 64K 32-bit registers
- 256 KiB unified L1 data cache and shared memory
- Tensor Memory Accelerator (TMA)



L1 Instruction Cache

		L) Instruc	tion Ca	iche				-			L0 I	nstruc	tion C	ache	į
		Warp S	chedule	r (32 th	read/	clk)	_				War	p Sci	hedule	r (32 t	hread	/cl
_		Dispa	tch Unit	(32 thr	ead/c	lk)					Di	spate	h Unit	(32 th	read/	clk
-									-			od.usbaadaa.ba		Andre Kristel		
	F	Regist	er File ('	16,384	x 32	-bit)					Reg	ister	File ('	16,384	4 x 32	2-b
32	FP32	FP32	FP6	i4	î			INT	32	FP3	2 FP	32	FP6	i4		_
32	FP32	FP32	FP6	i4				INT	32	FP3	2 FP	32	FP6	i4		
32	FP32	FP32	FP6	i4				INT	32	FP3	2 FP	32	FP6	14		
32	FP32	FP32	FP6	64				INT	32	FP3	2 FP	32	FP6	i4		
32	FP32	FP32	FP6	i4					32	FP3	2 FP	32	FP6	4		
32	FP32	FP32	FP6	54				INT	32	FP3	2 FP	32	FP6	14		
32	FP32	FP32	FP6	64					32	FP3	2 FP	32	FP6	14	1000	
32	FP32	FP32	FP6	54	IE.	NSO	RCORE	INT	32	FP3	2 FP	32	FP6	4	I E	IN
32	FP32	FP32	FP6	i4	4" (GENI	ERATION	INT	32	FP3	2 FP	32	FP6	4	4 "	G
32	FP32	FP32	FP6	j4					32	FP3	2 FP	32	FP6	i4		
52	FP32	FP32	FP6	54					32	FP3	2 FP	32	FP6	14		
52	FP32	FP32	FPG	54					32	FP3	2 FP	32	FP6	i4		
52	FP32	FP32	FPE	94					32	FP3	2 FP	32	FPE	4		
12	FP32	ED22	FPG	24					32	FP3	2 50	32	FPO	4		
12	ED32	ED32	FPG	24 EA					32	ED3	2 FP	32	EDE	14 1		
<u>,</u>	FFSE	FF52		144 1100-000					92	- Tra	4	9 <u>4</u>	FFG	H .	Mar and	
	LD/ L	D/LI	I LD/	LD/ ST	LD/	LD/ ST	SFU			LD/ ST	LD/ ST	LD/	LD/ ST	LD/	LD/ ST	
_		_								_						H.,
_							7		_							_
		L	Instruc	tion Ca	iche				_	_		LOI	nstruc	tion C	ache	
		Warp S	chedule	r (32 th	iread/	cik)					War	p Scl	hedule	r (32 t	hread	/c
		Dispa	tch Unit	(32 thr	ead/c	lk)					Di	spate	h Unit	120 th		clk
														(32 UI	read/o	
		Regist	er File ('	16,384	x 32	-bit)					Reg	ister	File ('	16,384	read/d 4 x 32	2-b
32	FP32	Regist FP32	er File (* FP6	16,384 ³⁴	x 32	-bit)		INT	32	FP3	Reg 2 FP	ister 32	File (' FP6	(32 (1) 16,384 4	read/o 4 x 32	2-b
32 32	FP32 FP32	FP32 FP32	er File (* FP6 FP6	16,384 34 34	x 32	-bit)		INT	32 32	FP3 FP3	Reg 2 FP 2 FP	ister 32 32	File (* FP6 FP6	16,384 14	read/d 4 x 32	2-b
32 32 32	FP32 FP32 FP32	FP32 FP32 FP32 FP32	er File (* FP6 FP6 FP6	16,384 ³⁴ 34	x 32	-bit)		INT INT INT	32 32 32	FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP	ister 32 32 32	File (* FP6 FP6 FP6	(32 (1) 16,384 14 14	read/d 4 x 32	2-b
32 32 32 32	FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	er File (* FP6 FP6 FP6 FP6	16,384 34 34 34	x 32	-bit)		INT INT INT INT	32 32 32 32	FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32	File (* FP6 FP6 FP6	16,384 14 14 14	read/d 4 x 32	2-b
32 32 32 32 32	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34	x 32	-bit)		INT INT INT INT	32 32 32 32 32	FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32	File (* FP6 FP6 FP6 FP6	(32 m 16,384 4 4 4 4	read/d	2-b
32 32 32 32 32 32	FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34	x 32	-bit)		INT INT INT INT INT	32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32	File (* FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14	read/d	2-b
12 12 12 12 12 12 12 12	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34	x 32	-bit)		INT INT INT INT INT	32 32 32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14	read/(2-b
32 32 32 32 32 32 32 32 32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34	x 32	-bit)	RCORE	INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14	read/ 4 × 32	2-b
12 12 12 12 12 12 12 12 12 12	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34 34 34	x 32 TE 4 th (-bit) NSO GENI	R CORE	INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14 14 14 14	read/(4 × 32 4 × 10 4 × 10	2-b EN Gi
12 12 12 12 12 12 12 12 12 12 12	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34 34 34 34 34	x 32 TE 4 th (-bit) NSO GENI	R CORE	INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14 14 14 14 14 14	read/(4 x 32 4 TE 4 th	2-b GI
12 12 12 12 12 12 12 12 12 12 12 12 12 1	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34 34 34 34 34 34	x 32 TE 4 th (-bit) NSO GENI	R CORE	INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	read/ 4 × 32 TE 4 th	2-b Gl
12 12 12 12 12 12 12 12 12 12 12 12 12 1	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34 34 34 34 34 34	x 32	-bit) NSO GENI	R CORE	INT INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14 14 14 14 14 14 14	read/(4 x 32 TE 4 th	2-b GI
	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384	x 32	-bit) NSO GENI	RCORE	INT INT INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384	read/(4 x 32 TE 4 th	2-b GI
	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384	x 32	-bit) NSO GENI	RCORE	INT INT INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14 14 14 14 14 14 14	read/ 4 × 32 TE 4 th	2-b G
	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 34 34 34 34 34 34 34 34 34 34 34 34 34	x 32	-bit) NSO GENI	RCORE	INT INT INT INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (* FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384 14 14 14 14 14 14 14 14 14 14 14 14 14	read/(4 × 32 TE 4 th	2-b GI
	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 <t< td=""><td>FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6</td><td>16,384</td><td>x 32</td><td>-bit) NSO GENI</td><td>RCORE RATION</td><td>INT INT INT INT INT INT INT INT INT INT</td><td>32 32 32 32 32 32 32 32 32 32 32 32 32 3</td><td>FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3</td><td>Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP</td><td>ister 32 32 32 32 32 32 32 32 32 32 32 32 32</td><td>File (* FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6</td><td>16,384</td><td>read/(4 x 32 TE 4th</td><td>2-b GI</td></t<>	FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384	x 32	-bit) NSO GENI	RCORE RATION	INT INT INT INT INT INT INT INT INT INT	32 32 32 32 32 32 32 32 32 32 32 32 32 3	FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3 FP3	Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ister 32 32 32 32 32 32 32 32 32 32 32 32 32	File (* FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	16,384	read/(4 x 32 TE 4 th	2-b GI

Tensor Memory Accelerator

256 KB L1 Data Cache / Shared Memory

Tex

Tex

Tex



Akin to a single-instruction multiple-data (SIMD) array processor per Flynn's taxonomy combined with fine-grained multithreading.

- SIMT architectures expose a large set of hardware threads, which is partitioned into groups called warps.
 - Interleave warp execution to hide latencies.
 - Execution context for each warp is kept on-chip for fast interleaving.
- When scheduled, each thread of a warp executes on a given lane of a SIMD functional unit.
- manages, schedules, and executes warps of 32 parallel threads.

SIMT Architecture Single-Instruction, Multiple-Thread

Each SM sub-partition can be thought of as a SIMT engine that creates,



SIMD back-end

- If threads in a warp diverge via a conditional branch, the warp executes every branch path.
- Full efficiency is realized when all 32 threads of a warp agree on their execution path.
 - Aka they are **converged**.

SIMT Architecture Warp divergence



if (true) { instruction 1 instruction 2 instruction 3 else { } instruction 4 instruction 5



independently.

```
if (thread_id < 4) {
   Α;
   Β;
  else -
  Χ;
   Υ;
Ζ;
```

Time

SIMT Architecture Independent Thread Scheduling

Individual threads in a warp have their own program counter and call stack and are therefore free to execute



Do **not** assume threads in a warp are automatically re-converged after a conditional or at any point!



The compiler **might** sync to enforce re-convergence for better performance.



- SIMT instructions specify the execution of a single thread.
- A SIMT kernel is launched on many threads that execute in parallel.
- Threads use their thread index to work on disjoint data or to enable different execution paths.
- Three key software abstractions enable efficient programming through the CUDA programming model:
 - a hierarchy of thread groups,
 - memory spaces, and
 - synchronization.

CUDA Programming Model Single-Program Multiple-Data



Single-threaded CPU vector addition



CUDA/Software







Thread Hierarchy

Hardware



Device

SM



Scalar CUDA core

• Thread blocks are executed on SMs.

 Individual threads execute on scalar CUDA cores.

 A CUDA kernel is launched on a grid of thread blocks, which are completely independent.

- Several concurrent thread blocks can reside on an SM.
- Thread blocks do not migrate.
- Each block can be scheduled on any of the available SMs, in any order, concurrently or in series.



- sharing for threads across multiple SMs.



Thread Block Clusters

For Hopper GPUs, CUDA introduced an optional level in the thread hierarchy called Thread Block Clusters.

• Thread blocks in a cluster are guaranteed to be concurrently scheduled and enable efficient cooperation and data

For more information on this topic visit GTC session [S62192]: "Advanced Performance Optimization in CUDA".





• The way a block is partitioned into warps is always the same.

• The total number of warps in a block is defined as: • $ceil\left(\frac{threads \ per \ block}{warp \ size}, 1\right)$

Thread Block

Thread Hierarchy What about warps?

At runtime, a block of threads is divided into warps for SIMT execution.

• Each warp contains threads of consecutive, increasing thread IDs with the first warp containing thread 0.









- Let's say we want to add two vectors of size N = 1000.
 - Scenario #1: 1-D grid of 10 1-D blocks of size 100.
 - Scenario #2: 1-D grid of 8 1-D blocks of size 128.
- Which option is better in terms of thread resource utilization?

Thread Hierarchy Thread block sizing



- Let's say we want to add two vectors of size N = 1000.
 - Scenario #1: 1-D grid of 10 1-D blocks of size 100.
 - Scenario #2: 1-D grid of 8 1-D blocks of size 128.
- Which option is better in terms of thread resource utilization?



Scenario #1: 3 full warps and 1 warp with 4 active threads per block Average thread utilization = 78.125%

Thread Hierarchy Thread block sizing

82 threads 4	32 threa
9	
eads 4	32 threads



Scenario #2: 4 full warps per block, except last block Average thread utilization = 97.656%

Hardware

Memory Hierarchy

• Per-thread registers.

- Lowest possible latency.
- Per-thread local memory.
 - Private storage.
 - Slowest access.
- Per-block shared memory.
 - Visible by all threads in a block.
 - Can be used to exchange data between threads in a thread block.
 - Very fast access.

• Global memory.

- Visible by all threads in a grid.
- Slowest access.

CUDA/Software

Synchronization Barriers

- Grid boundary.
 - Kernel completion.

Thread-block boundary.

- __syncthreads()

• Warp or sub-warp boundary.

- __syncwarp()
- Very fast!

```
    grid_group::sync() via Cooperative Groups API

    • Requires the kernel to be launched via the
     cudaLaunchCooperativeKernel() API
     Slow! Avoid unless necessary.
```

```
• thread_block::sync() via Cooperative Groups API
• Fast! The most common synchronization level.
```

coalesced_group::sync() via Cooperative Groups API

CUDA/Software

Grid Thread Block Thread Block Thread Block Global Memory

Atomics Memory spaces

- words.
 - libcu++ extended API.
- Shared memory atomics.
- Global memory atomics.

• Unified memory atomics.

• Read-modify-write operations on 16–, 32-, 64- or 128-bit

Available as CUDA primitives or C++ atomics through

• Facilitated by special hardware in the L2 cache.

- To account for non-uniform thread synchronization costs, CUDA has introduced the notion of thread scopes.
- A thread scope specifies which threads can **communicate** with each other using a primitive such as an atomic or a barrier.
- Thread scopes are exposed to the programmer in 3 ways:
 - PTX
 - CUDA Math API
 - CUDA C++
- Always use the narrowest scope that ensures correctness of your application.
- More on thread scopes in the GTC session [S62192]: "Advanced Performance Optimization in CUDA".

Thread Scopes

thread_scope_thread

thread_scope_block

thread_scope_device

thread_scope_system

Fundamental Performance Optimizations

Our escalator parameters:

- 1 person per step
- A step arrives every 2 seconds
 - Bandwidth: 0.5 person/s
- 20 steps tall
 - Latency = 40 seconds

Little's Law For escalators

One person in flight?

Throughput = 0.025 person/s

Our escalator parameters:

- 1 person per step
- A step arrives every 2 seconds
 - Bandwidth: 0.5 person/s
- 20 steps tall
 - Latency = 40 seconds

Little's Law For escalators

How many persons do we need in-flight to saturate bandwidth?

Concurrency = Bandwidth x Latency = 0.5 persons/s x 40 s= 20 persons

- How to maximize performance?
 - 1. Saturate compute units.
 - 2. Saturate memory bandwidth.
- Need to hide the corresponding latencies to achieve this.
 - Compute latencies.
 - Memory access latencies.
- Latencies can be hidden by having more instructions in flight.

FP32 FP32 FP32 FP32 FP32 FP32	FP32	FP32
FP32 FP32	FP32	FP32
	FP32	FP32
FP32 FP32	FP32	FP32

FP32 Latency = 24 cycles 8 FP32 ops per cycle

Concurrency = Bandwidth x Latency = 8 x 24 operations in-flight

• Two ways to increase in-flight instructions:

1. Improve Instruction-Level Parallelism (ILP).

• Higher ILP -> more independent instructions per thread.

Hiding Latencies Increasing in-flight instructions

 Higher TLP -> more threads -> more independent instructions per kernel.

Instructions

Independent Instructions

2. Improve Thread-Level Parallelism (TLP).

Instruction Issue

Assumptions

- LDG/STG
 - Dependent Issue Rate: 1000 cycles
 - Issue Rate: 1 cycle
- FP32 pipeline
 - Dependent Issue Rate: 4 cycles
 - Issue Rate: 2 cycles
- 1 available warp per scheduler

Cycle	Ν	N+1	N+2		N+1002		N+1006
	LDG	LDG	LDG	(stall)	FFMA	(stall)	STG

Total cycles = 1006

__global__ void kernel(const float * __restrict__ a, const float * __restrict__ b, float * __restrict__ c)

int idx = blockIdx.x * blockDim.x + threadIdx.x; c[idx] += a[idx] * b[idx];

Increasing ILP

Computing 2 elements per thread – version #1

Every thread computes 2 elements using a grid stride.

Total cycles = 2011

2x the amount of work in 2x more cycles!

	N+1002		N+1006	
all)	FFMA	(stall)	STG	

7		N+2011
	(stall)	STG

__global__ void kernel(const float * __restrict__ a, const float * __restrict__ b, float * __restrict__ c) int tid = blockIdx.x * blockDim.x + threadIdx.x; int stride = blockDim.x * gridDim.x; #pragma unroll 2 for (int i = 0; i < 2; i++) {</pre> const int idx = tid + i * stride; c[idx] += a[idx] * b[idx]; load a[i1] load b[i1] load c[i1] 20 bytes in-flight fma c[i1], a[i1], b[i1] store c[i1] 8 bytes in-flight fma c[i2], a[i2], b store c[i2] 4 bytes in-flight

Increasing ILP

Computing 2 elements per thread – version #2

 Every thread computes 2 elements using a constant block stride.

Cycle	Ν	N+1	N+2	N+3	N+4	N+5		N+1002		
	LDG	LDG	LDG	LDG	LDG	LDG	(stall)	FFMA	(stall)	
		NI.	4004			007		4000		

N+1004		N+1006		N+1008
FFMA	(stall)	STG	(stall)	STG

Total cycles = 1008

2x the amount of work in the ~same number of cycles!

#define THREAD_BLOCK_DIM 128

store c[i1]

store c[i2]

```
bal__
  kernel(const float * __restrict__ a,
          const float * __restrict__ b,
          float * __restrict__ c)
int tid = blockIdx.x * blockDim.x + threadIdx.x;
   off = 2 * THREAD_BLOCK_DIM * blockIdx.x + threadIdx.x;
   agma unroll 2
   (int i = 0; i < 2; i++) {
   onst int idx = off + i * THREAD_BLOCK_DIM;
   [idx] += a[idx] * b[idx];
          load a[i1]
          load b[i1]
          load c[i1]
                                  24 bytes in-flight
   fma c[i1], a[i1], b[i1]
```

8 bytes in-flight

Warp Scheduling Hopper SM

- 4 warp schedulers per SM.
- Each scheduler manages a pool of warps.
 - Hopper: 16 warp slots per scheduler.
- Each scheduler can issue 1 warp per cycle.

		L	Instruction	Cache						LO	Instruct	tion C	ache
		Warp S	cheduler (32	thread	/clk)				War	p Sc	hedule	r (32 t	hread/cl
-		Disna	tch Unit (32	hread/	(k)				Dis	nat	h Unit	(32 th	read/clk
-	_	Diopa	ton onic los	uncaure	,,,,,,					pun	an onic	(v= ui	read/on
	F	Regist	er File (16,3	84 x 32	?-bit)				Reg	ste	r File ('	16,384	4 x 32-b
2	FP32	FP32	FP64				INT32	FP3	2 FP:	32	FP6	i4	
2	FP32	FP32	FP64				INT32	FP32	2 FP	32	FP6	i4	
2	FP32	FP32	FP64				INT32	FP3	2 FP	32	FP6	14	
2	FP32	FP32	FP64				INT32	FP32	2 FP	32	FP6	i4	
2	FP32	FP32	FP64				INT32	FP3	2 FP	32	FP6	4	
2	FP32	FP32	FP64				INT32	FP32	2 FP	32	FP6	4	
2	FP32	FP32	FP64	- Car		Accession of the	INT32	FP3	2 FP:	32	FP6	14	1447570000
2	FP32	FP32	FP64	TE	NSO	R CORE	INT32	FP3	2 FP	32	FP6	4	TEN
2	FP32	FP32	FP64	4 ^m	GENI	ERATION	INT32	FP3	2 FP	32	FP6	i4	4" GI
12	FP32	FP32	FP64				INT32	FP3	2 FP:	32	FP6	i4	
2	FP32	FP32	FP64				INT32	FP3	2 FP:	32	FP6	54	
2	FP32	FP32	FP64				INT32	FP3	2 FP:	32	FP6	14	
2	FP32	FP32	FP64				INT32	FP3	2 FP:	32	FP6	14	
2	FP32	FP32	FP64				INT32	FP32	2 FP	32	FP6	i4	
2	FP32	FP32	FP64	_			INT32	FP32	2 FP	32	FP6	i4	
52	FP32	FP32	FP64				IN 132	FP3	Z FP:	32	FP6	i4	
	LD/ L ST S	.D/ LC ST S'	V LD/ LD T ST ST	LD/ ST	LD/ ST	SFU	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ ST	LD/ L ST :
	-							-		_	- A		
-		67		Casha								ilon C	
		LL	Instruction	Cache						LU	instruct	tion C	acne
		Warp S	cheduler (32	thread	/clk)				War	p Sc	hedule	- (22 4	
		Dispa	tch Unit (32									1 (32 0	hread/cl
-				thread/d	cik)				Dis	pate	ch Unit	(32 th	hread/cl read/clk
				thread/o	:lk)			_	Dis	pate	ch Unit	(32 th	hread/cl read/clk
	F	Registe	er File (16,3	thread/d 84 x 32	:lk) ?-bit)				Dis Regi	ste	ch Unit r File ('	(32 th (32 th 16,384	hread/clk read/clk 4 x 32-b
12	FP32	Registe FP32	er File (16,3 FP64	thread/d 84 x 32	:lk) ?-bit)		INT32	FP3	Dis Regi 2 FP:	ster	ch Unit r File (1 FP6	(32 th (32 th 16,384	hread/clk read/clk 4 x 32-b
12	FP32 FP32	Registe FP32 FP32	er File (16,3 FP64 FP64	thread/d 84 x 32	:lk) 2-bit)		INT32 INT32	FP32	Dis Regi 2 FP: 2 FP:	ster	r File (1 FP6 FP6	(32 th (32 th 16,384 16,384	hread/clk read/clk 4 x 32-b
12 12 12	FP32 FP32 FP32 FP32	Registe FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64	thread/d 84 x 32	:lk) ?-bit)		INT32 INT32 INT32	FP32 FP32 FP32	Dis Regi 2 FP: 2 FP: 2 FP:	ster	ch Unit r File (1 FP6 FP6 FP6	(32 th (32 th 16,384 16,384	hread/clk read/clk 4 x 32-b
12 12 12	FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64	thread/d 84 x 32	:lk) ?-bit)		INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32	Dis Regi 2 FP: 2 FP: 2 FP: 2 FP:	ster 32 32 32 32	r File (1 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 16,384 16,384 16,384 16,384	hread/clk read/clk 4 x 32-b
12 12 12 12 12	FP32 FP32 FP32 FP32 FP32 FP32	FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64	thread/d	:llk) ?-bit)		INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP 2 FP 2 FP 2 FP 2 FP	ster 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 16,384 14 14 14	hread/clk read/clk 4 x 32-b
12 12 12 12 12 12 12	FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64	thread/d	elk)		INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32	Dis Regi 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP:	ster 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 14 14 14 14 14	hread/clk read/clk 4 x 32-b
222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d	elk)		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP 2 FP 2 FP 2 FP 2 FP 2 FP	ster 32 32 32 32 32 32 32	r File (* FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 14 14 14 14 14 14	hread/clk read/clk
2222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32	:lk) 2-bit)	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP:	ster 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b
22222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32	:Ik) 2-bit) ENSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	pate ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b TEN 4 th Gl
222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32 TE 4 th	:lk) 2-bit) SNSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP: 2 FP:	pate ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b TEN 4 th Gl
2222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32	:Ik) ?-bit) :NSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	pate ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk fead/clk f x 32-b TEN 4 th Gl
22222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32 TE 4 th	:Ik) 2-bit) SINSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	pate ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk f x 32-b TEN 4 th Gl
2222222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32 TE 4 th	:lk) 2-bit) SNSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	pate ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk x 32-b TEN 4 th Gl
222222222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32	:Ik) :-bit) :NSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP	ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b TEN 4 th Gl
222222222222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32 TE 4 th	:Ik) 2-bit) SNSO GENI	RCORE	INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b TEN 4 th Gl
222222222222222222	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Regist FP32	er File (16,3 FP64 FP64 FP64 FP64 FP64 FP64 FP64 FP64	thread/d 84 x 32	:lk) 2-bit) SNSO GENI		INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32 INT32	FP32 FP32 FP32 FP32 FP32 FP32 FP32 FP32	Dis Reg 2 FP: 2 FP:	ster 32 32 32 32 32 32 32 32 32 32 32 32 32	ch Unit r File (1 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6 FP6	(32 th (32 th 16,384 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	hread/clk read/clk 4 x 32-b TEN 4 th Gl

Tensor Memory Accelerator

256 KB L1 Data Cache / Shared Memory

Tex

Tex

Tex

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Slots

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction.

Mental model

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction.

Warp Scheduling Mental model

Slots

Warp

Issue slot:

29

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction

Each cycle: out of all eligible warps, select one to issue on that cycle

Warp Scheduling Mental model

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction

Warp Scheduling Mental model

Warp selected at cycle N is not eligible in cycle N+1. E.g., instructions with longer latencies.

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction

Warp Scheduling Mental model

No eligible warps! Issue slot unused.

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction

Warp Scheduling Mental model

Warp at slot 0 becomes eligible.

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Ready to issue an instruction.

Selected

Eligible that is selected to issue an instruction

Warp Scheduling Mental model

Issue slot: $2 \qquad \mathbf{1}$

Warp at slot 0 is selected.

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Active warp that is not stalled.

Selected

Eligible warp that is selected to issue an instruction.

Warp Scheduling Mental model

No eligible warps! Issue slot unused.

Stalled

Waiting on: an instruction fetch, a memory dependency, an execution dependency, or a synchronization barrier.

Eligible

Active warp that is not stalled.

Selected

Eligible warp that is selected to issue an instruction.

Having more **active warps** would help reduce idle issue slots and hide latencies of stalled warps.

Warp Scheduling Mental model

- **Device** (depends on compute capability of the GPU)
- Achievable (depends on kernel implementation + compiler)
- Achieved (depends mostly on the grid size)



• Register usage

- SM registers are partitioned among threads.
- Shared memory usage
 - SM shared memory is partitioned among thread blocks.
- Thread block size
 - Threads are allocated at thread block granularity.

How to Increase Active Warps? Occupancy

• There is a maximum number of warps which can be concurrently active on an SM.

Achievable # active warps per SM Occupancy =**Device** # active warps per SM

Analyze the occupancy of CUDA kernels with **NVIDIA Nsight Compute!**



Register usage: compile with --ptxas-options=-v • Reports registers per thread

- The maximum number of registers per thread can be set manually: • At compile time on a per-file basis using the --maxrregcount flag of nvcc Per-kernel using the __launch_bounds__ qualifier
- Hopper has 64K (65536) registers per SM
 - Allocated in fixed-size chunks of 256 registers

• Example:

- Kernel uses 63 registers per thread
- Registers per warp = 63 * 32 = 2016
- Registers allocated per warp = 2048
- Achievable active warps per SM = 65536 / 2048 = 32
- Occupancy = 32 / 64 * 100 = 50%
 - Hopper supports up to 64 warps per SM

Occupancy Limiters Registers

38



- Shared memory usage: compile with --ptxas-options=-v. • Reports static shared memory usage per thread block.
- Hopper has 228 KiB of shared memory.
 - 1KiB per thread block is reserved for system use.
 - With opt-in using dynamic shared memory.

• Example:

- Blocks per SM = 233472 / (17408 + 1024) = 12.66
- Achievable active warps per SM = 12 * 128 / 32 = 48
- Occupancy = 48 / 64 * 100 = 75%
 - Hopper supports up to 64 warps per SM.

Occupancy Limiters Shared memory

```
• Kernel uses 17408 bytes of shared memory per 128-thread block.
```

39



- Thread block size is a multiple of warp size (32).
 Even if you request fewer threads, HW rounds up.
- Each thread block can have a maximum size of 1024.
- Each SM can have up to 64 warps, 32 blocks and 2048 threads (Hopper).

Block Siz	ze
32	
64	
256	
512	
768	
1024	

Occupancy Limiters Thread block size

Active threads per SM	Active Warps per SM	Active Warps per Block	Active Blocks per SM	Occupancy (%)
1024	32]	32	50
2048	64	2	32	100
2048	64	8	8	100
2048	64	16	4	100
1536	48	24	2	75
2048	64	32	2	100



Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^28
- Datatype = float
- Baseline thread block size = 32 (50% occupancy)
- **Experiment #1**: increase occupancy
 - Thread block size = 64 (100% occupancy)
- - Elements per thread = 2, 4

Implementation	Elements per Thread	Thread Block Size	Main Memory Bandwidth Utilization (%)	SM Occupancy (%)	GPU Time (ms)
Baseline]	32	25	50	5.0
Experiment #1]	64	51	100	2.5
Experiment #2	2	32	51	50	2.5
Experiment #2	4	32	82	50	1.6

ILP vs TLP for Hiding Latencies Computing **c** = **c** + **a** * **b**

• Experiment #2: increase ILP by computing more elements per thread



But some algorithms will run better at low occupancy. More registers and shared memory can allow higher data reuse, higher ILP, higher performance.

Low Occupancy

Fewer threads per SM.

More resources per thread.

Enough instruction-level parallelism or GPU will starve!



Complex algorithms -

What Occupancy Do I Need? General guidelines

Rule of thumb: Try to maximize occupancy.





High Occupancy

More threads per SM.

Fewer registers per thread.

Rely on thread parallelism to hide latencies!

 \rightarrow Simple algorithms



Maximizing Memory Throughput





4.8 TB/s

Memory Hierarchy NVIDIA H200 SXM

Register File (64K 32-bit registers per SM)

L2 Cache (50 MiB)

HBM3e (141 GB)

Unified Shared Memory / L1 Cache (228 KiB per SM, variable split)



• L1, L2 capacity per thread is relatively small.

Caches on GPUs are mostly useful for:

- "Smoothing" irregular, misaligned access patterns.
- Caching common data accessed by multiple threads.
- Faster register spills, local memory.
- Faster atomics.

What about cache blocking?

- L2 cache blocking may be feasible.

Why Do GPUs Have Caches?

100s ~ 1000s of threads sharing the L1 and ~100000s of threads sharing the L2.

• For an example of efficient use of L2 cache blocking, see [S62192]: "Advanced Performance Optimization in CUDA".



Minimum memory access granularity: 32 bytes = 1 sector

- L1 to L2: 1 sector
- L2 to Global: 2 sectors (default)

 - Only a hint though!

Cache line size: 128 bytes = 4 sectors

- Cache "management" granularity = 1 cache line
 - Coalescing of requests.
 - Evictions.



Memory Transactions Cache lines and sectors

• User can set a preferred granularity with cudaDeviceSetLimit() and cudaLimitMaxL2FetchGranularity.

ctor 0	Sector 1	Sector 2	
	128 Byte cache line		

Sector 3





* Depends on whether ECC is enable/disabled.

Memory Reads & Writes



L1 is write-through: update both L1 and L2 L2 is write back: flush data to DRAM only when needed Unit of data moved: partial sector*

Reads

Check if data is in L1 (if not, check L2) Check if data is in L2 (if not, get from DRAM) Unit of data moved: **full sector**

Writes





Global Memory Access Patterns Aligned and sequential

Memory Addresses

COALESCED!







Global Memory Access Patterns Aligned and sequential

Memory Addresses

COALESCED!





Global Memory Access Patterns Aligned and non-sequential

Memory Addresses

COALESCED!







Global Memory Access Patterns Mis-aligned and sequential





Global Memory Access Patterns Mis-aligned and sequential





Global Memory Access Patterns Same address







Global Memory Access Patterns Aligned and strided



Impact of Data Layout Array-of-Structures (AoS) vs Structure-of-Arrays (SoA)

AoS Memory Layout







};

struct Coefficients

float u, v, w; float x[8], y[8], z;

__global__ void kernel(Coefficients *data) int i = cg::this_grid.thread_rank(); data[i].u = data[i].u + 10.f;data[i].y[0] = data[i].y[0] + 10.f;

Impact of Data Layout Array-of-Structures (AoS) vs Structure-of-Arrays (SoA)

- - stride.





struct Coefficients

float u, v, w; float x[8], y[8], z;

__global__ void kernel(Coefficients *data) int i = cg::this_grid.thread_rank(); data[i].u = data[i].u + 10.f;data[i].y[0] = data[i].y[0] + 10.f;

Impact of Data Layout Array-of-Structures (AoS) vs Structure-of-Arrays (SoA)

- - stride.
- - previous access.





};

struct Coefficients

float u, v, w; float x[8], y[8], z;

__global__ void kernel(Coefficients *data) int i = cg::this_grid.thread_rank(); data[i].u = data[i].u + 10.f;data[i].y[0] = data[i].y[0] + 10.f;

Impact of Data Layout Array-of-Structures vs Structure-of-Arrays

 Refactoring from AoS to SoA leads to coalesced memory accesses for u and y[0].

SoA Memory Layout





 $\bullet \bullet \bullet$

struct Coefficients float *u, *v, *w; float *x0, ..., *x7, *y0, ... *y7, *z; }; __global__ void kernel(Coefficients data) int i = cg::this_grid.thread_rank(); data.u[i] = data.u[i] + 10.f;data.y0[i] = data.y0[i] + 10.f;

Impact of Data Layout Array-of-Structures vs Structure-of-Arrays

Refactoring from AoS to SoA leads to coalesced memory accesses for u and y[0].







struct Coefficients float *u, *v, *w; float *x0, ..., *x7, *y0, ... *y7, *z; }; __global__ void kernel(Coefficients data) int i = cg::this_grid.thread_rank(); data.u[i] = data.u[i] + 10.f;data.y0[i] = data.y0[i] + 10.f;

Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^28
- Thread block size = 256

Implementation

AoS	
SoA	

Impact of Data Layout **Performance Analysis**

Load Efficiency (%)	Store Efficiency (%)	Main Memory Bandwidth Utilization (%)	GPU Time (ms)
12.5	12.5	13.50	28.497
100	100	79.47	4.836



cudaFuncAttributePreferredSharedMemoryCarveout

Shared memory can be useful for:

- Storing frequently used data
- Improving global memory access patterns
- Data layout conversion
- Communication among threads of a thread block

Unified L1 and Shared Memory

• Can be used as a typical hardware managed cache (L1) and/or a user-managed memory (Shared Memory) • An application can configure its preferred split at runtime using cudaFuncSetAttribute() with the attribute



Capacity:

- cudaFuncAttributeMaxDynamicSharedMemorySize.
 - Up to 227KiB per thread block on Hopper.

Organization:

- Divided into 32 banks, each 4-byte wide.
- Successive 4-byte words map to successive banks.
- Bank index calculation examples:
 - (4-byte word index) % 32
 - (1-byte word index / 4) % 32

Performance:

• Slower than registers, but much faster than global memory.

Shared Memory

• Default 48 KiB per thread block, opt-in to get more using cudaFuncSetAttribute() with the attribute



With 4-Bytes data



Logical View of Shared Memory Banks 4-byte data



Processing Data Types of Different Sizes

• 4-byte or smaller data types:

- Process addresses of all threads in a warp in a single phase
- 8-byte data types:
 - Process addresses of all threads in a warp in 2 phases
 - Each phase processes addresses of half of a warp
- 16-byte data types:
 - Process addresses of all threads in a warp in 4 phases
 - Each phase processes addresses of a quarter of a warp





Coalesced access

(No bank conflicts)

shmem[threadIdx.x] = data[tid]





Shared Memory Access Patterns Bank conflicts

Bank conflicts occur when threads in the same phase want to access the same bank.

Conflict access

(2-way bank conflicts)

shmem[threadIdx.x * 2] = data[tid]

4-byte data



Broadcast access

(No bank conflicts)

data = shmem[0]

4-byte data





• 32 x 32 array of floats in shared memory

- 4-byte data, 1 array element per bank
- Row-major layout
- 2D thread block

Access pattern:

- idx := threadIdx.x*32 + threadIdx.y
- 32-way bank conflicts

Bank Conflicts Example

(0,0) (0,1) Thread 0 (1,0) (1,1) Thread 1 (2,0) (2,1) Thread 2 (3,0) (3,1) Thread 3 . . . Thread 31 (31,0) (31,1) (31,2)



All threads in a warp access the same bank!



• 32 x 33 array of floats in shared memory

- 4-byte data, 1 array element per bank
- Row-major layout
- 2D thread block

Access pattern:

- idx := threadIdx.x*33 + threadIdx.y
- No conflicts!

Resolving Bank Conflicts Padding

Thread 0

Thread 1

Thread 2

Thread 3

Thread 31

(0,0) (0,1) (1,0) (1,1) (2,0) (3,1) . . . (31,0) (31,1) (31,2) (31,3)



Each thread in a warp accesses a distinct bank!



• 32 x 32 array of floats in shared memory

- 4-byte data, 1 array element per bank
- Row-major layout
- 2D thread block

Access pattern:

- idx = threadIdx.x*32 +threadIdx.y ^ threadIdx.x
- No conflicts!
- No shared memory wasted!

Resolving Bank Conflicts Swizzling

(0,1) (0,0) Thread 0 (1,0) (1,1) Thread 1 (2,0) Thread 2 2,1 (3,1) Thread 3 . . . Thread 31 (31,0) (31,1) (31,2) (31,3)

Each thread in a warp accesses a distinct bank!







contiguous, aligned memory access



warp

Vectorized Memory Accesses Multi-word as well as multi-thread

Memory





Fills 1 cache line in a single fetch.





contiguous, aligned memory access



warp

Vectorized Memory Accesses Multi-word as well as multi-thread

Memory







Fills 2 cache lines in a single fetch.





contiguous, aligned memory access



warp

Vectorized Memory Accesses Multi-word as well as multi-thread

Memory







Fills 4 cache lines in a single fetch.



Vectorized Memory Accesses

Multi-thread, multi-word

- Vectorized global and shared memory accesses.
 - Require aligned data.
 - 64- or 128-bit width.
- Less executed instructions!
- More bytes in-flight!
- Approaches to enable vectorization:
 - 1) By using vector data types, e.g., float2, float4.
 - 2) Explicitly by casting to vector pointers.
 - 1) Proper alignment required.



__global__

```
// Using vector data types
void copy(const float2 * __restrict__ in,
          float2 * __restrict__ out,
          int N)
 auto grid = cg::this_grid();
 int tid = grid.thread_rank();
 int stride = grid.size();
 for (int i = tid; i < N / 2; i += stride) {</pre>
   out[i] = in[i];
   // Same as:
   // out[i].x = in[i].x;
   // out[i].y = in[i].y;
```
• Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^28
- Thread block size = 256

Implementation	Main Memory Bandwidth Utilization (%)
float	60.62
float2	84.34
float4	88.82

Vectorized Memory Accesses Performance Analysis

GPU Time (ms)

1.033

0.737

0.706



Maximizing Memory Throughput General guidelines

Global memory

- Strive for aligned and coalesced accesses within a warp.
- Maximize bytes in-flight to saturate memory bandwidth.
 - Process several elements per thread.
 - Use vectorized loads/stores.
 - Launch enough threads to maximize throughput.

L1 and L2 caches

- Cache blocking difficult, but not impossible.
- Rely on caches when you don't have a choice.

Shared memory

- Use it to reduce global memory traffic.
- Strive to avoid bank conflicts.
- Use vectorized loads/stores.



Atomics





Using Atomics Efficiently Access Patterns





Most efficient access pattern.





Using Atomics Efficiently Example #1: find the maximum value of an array

- **Problem description:** given an input array, find the maximum element in the array.
- Naïve implementation: every thread find its local maximum and then atomically updates the global maximum.
 - N / elements_per_thread same-address global atomics.



```
__global__
void find_max(const int * __restrict__ in, int *max, int N)
 int grid_tid = cg::this_grid().thread_rank();
 int grid_stride = cg::this_grid().num_threads();
  // Find my local maximum
  int local_max = INT_MIN;
  for (int i = grid_tid; i < N; i += grid_stride) {</pre>
   if (in[i] > local_max)
      local_max = in[i];
```

```
// Atomically update the global max
atomicMax(max, local_max);
```

Using Atomics Efficiently Example #1: find the maximum value of an array

- **Optimization #1**: maintain a block-level max in shared memory.
 - Reduces the number of same-address global atomics by a factor equal to the thread block size.



```
__global__
void find_max(const int * __restrict__ in, int *max, int N)
 int grid_tid = cg::this_grid().thread_rank();
 int grid_stride = cg::this_grid().num_threads();
 auto block = cg::this_thread_block();
  int block_tid = block.thread_rank();
  __shared__ int block_max;
  // Find my local maximum
  int local_max = INT_MIN;
 for (int i = grid_tid; i < N; i += grid_stride) {</pre>
   if (in[i] > local_max)
     local_max = in[i];
  // Atomically update the block-level max
  atomicMax(&block_max, local_max);
  block.sync();
  // Atomically update the global max
 if (block_tid == 0)
    atomicMax(max, block_max);
```



Using Atomics Efficiently Example #1: find the maximum value of an array

Optimization #2: use a parallel reduction to calculate the block-level max in shared memory.



```
//Assumes a block dimension of 256
__global__
void find_max(const int * __restrict__ in, int *max, int N) {
 auto tile = cg::tiled_partition<32>(block);
  extern __shared__ int sdata[];
  // Find my local maximum as before
  // Each thread puts its local max into shared memory
 sdata[block_tid] = thread_max;
  // Block-level reduction
 if (block_tid < 128) {
   if (sdata[block_tid + 128] > thread_max)
     thread_max = sdata[block_tid + 128];
    sdata[block_tid] = thread_max;
 block.sync();
 if (block_tid < 64) {
   if (sdata[block_tid + 64] > thread_max)
     thread_max = sdata[block_tid + 64];
    sdata[block_tid] = thread_max;
 block.sync();
  // Warp-level reduction
 if (tile.meta_group_rank() == 0) {
   thread_max = cg::reduce(tile, thread_max,
                           cg::greater<int>());
 if (block_tid == 0)
    atomicMax(max, thread_max);
```

Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^28
- Uniform distribution (-50, 50).

Imple

globa

shared me

shared mer

Performance Analysis

ementation	Thread Block Size	
al atomics	256	
emory atomics	256	
emory reduction	256	

GPU Time (ms)

6.839

1.334

1.066



Using Atomics Efficiently

Example #2: vector update

• Problem description: a = a + b * c



__global__ Memory operations = 3 reads + 1 write

```
void vector(const float * __restrict__ b,
            const float * __restrict__ c,
            float * __restrict__ a,
            int N) \{
 int grid_tid = cg::this_grid().thread_rank();
 int grid_stride = cg::this_grid().num_threads();
 for (int i = grid_tid; i < N; i += grid_stride) {</pre>
   a[i] += b[i] * c[i];
```

Using Atomics Efficiently

Example #2: vector update

- **Optimization**: use atomics to update each vector element even though atomicity is not required.
 - Offload some of the computation to the L2 cache.
 - Saves reading the value of a[i] in registers.
 - This reduces the latency to compute each element of the vector.
 - Can result in more bytes in-flight!



__global__

```
void vector(const float * __restrict__ b,
            const float * __restrict__ c,
            float * __restrict__ a,
            int N) {
 int grid_tid = cg::this_grid().thread_rank();
 int grid_stride = cg::this_grid().num_threads();
 for (int i = grid_tid; i < N; i += grid_stride) {</pre>
   atomicAdd(&a[i], b[i] * c[i]);
```

Memory operations = 2 reads + 1 write

• Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^27

Performance Analysis NVIDIA H100 SXM

NCU Memory Chart (Transfer Size)







• Experimental setup:

- NVIDIA H100 SXM, 1980 MHz
- Problem size = 2^27

Performance Analysis NVIDIA H100 SXM

NCU Memory Chart (Throughput)









• ~5% increase in memory throughput translates into a corresponding reduction in execution time. Why? This kernel is DRAM bandwidth bound.

Performance Analysis NVIDIA H100 SXM



Summary



Compute bound

- Reduce instruction count.
 - E.g., use vector loads/stores.
- Use tensor cores.
- Use lower precision arithmetic, fast math intrinsics.

Bandwidth bound

- Reduce the amount of data transferred.
 - Optimize memory access patterns.
 - Lower precision datatypes.
 - Kernel fusion.

Latency bound

- Increase parallelism, occupancy.

Which optimizations to focus on?

Solving the bottlenecks

Increase number of instructions and memory accesses in-flight.



- CUDA samples: <u>https://github.com/NVIDIA/cuda-samples</u>
- - Advanced Performance Optimization in CUDA [S62192]
 - Performance Optimization for Grace CPU Superchip [S62275]
 - Grace Hopper Superchip Architecture and Performance Optimizations for Deep Learning Applications [S61159]
 - Multi GPU Programming Models for HPC and AI [S61339]
 - More Data, Faster: GPU Memory Management Best Practices in Python and C++ [S62550]
 - Harnessing Grace Hopper's Capabilities to Accelerate Vector Database Search [S62339]
 - From Scratch to Extreme: Boosting Service Throughput by Dozens of Times with Step-by-Step Optimization [S62410]

Additional Resources

CUDA best practices guide: <u>https://docs.nvidia.com/cuda/cuda-c-best-practices-guide/</u>

GTC'24 sessions: <u>https://www.nvidia.com/gtc/sessions/performance-optimization/</u>





